1   passing information contained in said program to said memory;

2   discerning a failure evidencing an incomplete or incorrect program element in

3 said memory by reprocessing information received in said information transmission;

4 and

5   executing a predetermined secondary error correction routine in consequence of

6 said step of discerning a failure.

7   6.   The method of claim 5, wherein one of said primary error correction

8 routine and said secondary error correction routine comprises clearing some or all of

9 said memory.

10   7.   The method of claim 5, further comprising the step of placing or replacing

11 data at said memory to complete or correct a program element in consequence of said

12 step of executing a predetermined secondary error correction routine.

13   8.   The method of claim 5, further comprising the step of interrupting a

14 processor in accordance with one of said primary error correction routine and said

15 secondary error correction routine.

16   9.   The method of claim 5, further comprising the steps of:

17   selecting a value designating an instruction to be executed; and

18   jumping to a memory location based on said selected value.

19   10.   The method of claim 5, wherein said step of selecting a value comprises

20 computing at least some an address of said memory location.

11. The method of claim 5, further comprising the steps of:

storing history-of-efficiency information; and

instituting or restoring functionality of at least one of said one or more

processors based on said stored history of efficiency information.

12. The method of claim 5, wherein said step of discerning a failure comprises

comparing information stored at a first memory location to information stored at a

second memory location.

13. The method of claim 5, wherein at least one of said first memory location

and said second memory location is a dedicated register at said one or more processors.

14. The method of claim 5, wherein said primary error correction routine

includes forward error correction and said step of discerning a failure is based on

information processed in said step of performing primary error correction.

15. The method of claim 5, wherein said incomplete or incorrect program

element in said memory is one of (1) an incomplete or incorrect element of said received

program and (2) some or all of a second program.

16. The method of claim 5, further comprising the step of performing forward

error correction information to be outputted in or with said program before performing

said steps of (1) performing a primary error correction routine and (2) discerning a

failure.

3

17.   The method of claim 5, wherein said step of performing a primary error correction routine further comprises selecting program material to be or not to be outputted at said receiver station.

18.   The method of claim 5, further comprising selecting program material to be or not to be outputted at said receiver station in accordance with said second error correction routine.

19.   The method of claim 5, wherein said program includes one or more of a television program, a radio program, a computer program, and some of a combined medium program.

20.   The method of claim 19, further comprising the step of selecting one or more of a program instruction set, intermediate generation set, combining synch command, and data to be processed to present combined medium programming.

21.   The method of claim 20, further comprising the step of programming said receiver station with at least some of said primary error correction routine and said secondary error correction routine.

22.   The method of claim 21, wherein said step of programming said receiver station comprise:

    receiving said at least some of said primary error correction routine and said secondary error correction routine from a remote station;

    directing said received at least some of said primary error correction routine and said secondary error correction routine from a remote station to at least one of a register

1   and a reprogrammable memory operatively connected to said one or more processors;

2   and

3   storing said at least some of said primary error correction routine and said

4   secondary error correction routine at said at least one of a register and a

5   reprogrammable memory operatively connected to said one or more processors.

6   23.   A method of controlling a receiver station, said receiver station including

7   a receiver, a memory operatively connected to said receiver, and one or more processors

8   operatively connected to said memory, comprising the steps of:

9   (1)   receiving an information transmission at a transmission station;

10   (2)   generating a program; and

11   (3)   transmitting said information transmission containing said program to

12   enable said receiver station to perform a primary error correction routine by processing

13   at least some of said information transmission, discerning a failure evidencing an

14   incomplete or incorrect program element by reprocessing information received in said

15   information transmission, and executing a predetermined secondary error correction

16   routine in consequence of discerning a failure.

17   24.   A method of controlling a receiver station, said receiver station including

18   a receiver, a memory operatively connected to said receiver, and one or more processors

19   operatively connected to said memory, comprising the steps of:

20   (1)   receiving an information transmission to be transmitted;

21   (2)   receiving an instruct signal which is effective to:

5